Verilog

[Verilog Design] Verilog implements even, odd and arbitrary fractional frequency division

Table of contents write in front even frequency division Verilog implementation TestBench test files RTL view Simulation waveform Odd divide Verilog implementation TestBench test files RTL view Simulation waveform Arbitrary fractional division Verilog implementation TestBench test files RTL view Simulation waveform write in front In actual project engineering, different clock frequencies are often required to …

[Verilog Design] Verilog implements even, odd and arbitrary fractional frequency division Read More »

[Verilog Design] Verilog Adder Design

Table of contents adder Traveling wave carry adder Verilog implementation Advantages and disadvantages of traveling wave carry adder design carry lookahead adder Verilog implementation Adder described by data flow Verilog implementation pipeline adder adder Addition is a basic operation that is widely used in various algorithms in [digital signal processing and digital communications.] Because the …

[Verilog Design] Verilog Adder Design Read More »

[Verilog] Advanced Verilog Design

Table of contents synthesizable design integrated process Points to Note Pipeline Design Technology Resource Sharing synthesizable design Synthesizable value is that the designed code can be converted into a specific circuit netlist structure. Synthesis is the process of converting the behavior-level or functional-level circuit model described in [Verilog] language into RTL-level function block or gate-level …

[Verilog] Advanced Verilog Design Read More »

[HDLBits Brush Question 3] Verilog Language (3) Modules Hierarchy part

Table of contents write in front Modules: Hierarchy Module Module pos Module name Module shift Module shift8 Module add Module fadd Module cseladd Module addsub write in front This part mainly gives the answers and waveform simulation images directly, and may explain the details of some topics. Modules: Hierarchy Module Instantiating a module  by name …

[HDLBits Brush Question 3] Verilog Language (3) Modules Hierarchy part Read More »

[HDLBits Brush Question 2] Verilog Language (2) Vectors section

Table of contents write in front Vectors Vector0 Vector1 Vector2 Vectorgates Gates4 Vector3 Vectorr Vector4 Vector5 write in front Coming to the vector part of [Verilog] syntax, this part is still relatively simple, so only the title, code and simulation results are given, and the rest will not be repeated. Vectors Vector0 Build a circuit …

[HDLBits Brush Question 2] Verilog Language (2) Vectors section Read More »

Implementing a digital clock with Verilog

digital clock Contents of the basic experimental guide Experimental purpose and requirements The basic principle and function of the experiment The main technical indicators of the experiment Design steps lab report requirements each module code 24 base counter hexadecimal counter state adjustment buzzer Display driver divider Top level connection diagram Pin Lock Diagram Contents of …

Implementing a digital clock with Verilog Read More »